The Nx586 Processor Features

NexGen has independently developed a high performance x86 processor design utilizing state-of-the-art technologies. The Nx586 processor is the first implementation of NexGen's innovative and patented RISC86 microarchitecture and also includes the five key elements found in 5th generation processors: Superscalar execution, on-chip Harvard architecture L1 code and data caches, branch prediction, 64-bit wide buses, and advanced floating point capabilities. The NexGen Nx586 processor is an advanced 5th generation 32-bit Superscalar x86 compatible processor that provides market leading performance. The Nx586 represents the core building block of a new class of personal computers.

The following are some of the key features of the Nx586 Processor:

- Full x86 Binary Compatibility—Supports 8, 16 and 32-bit data types and operates in real, virtual 8086 and protected modes.
- Patented RISC86TM Superscalar Microarchitecture—Multiple operations are executed simultaneously during each cycle.
- Multi-Level Storage Hierarchy—Branch prediction, readable write queue, on-chip L1 code and data caches and unified L2 cache.
- Separate (Harvard Architecture) on-chip L1 Code and Data Caches—supports on-chip 4-way, 16kByte Code and 16kByte Data caches using MESI Cache Consistency Protocol.
- On-Chip L2 Cache Controller— supporting 4-way, unified. MESI modified write-back cache coherency protocol on 256kB or 1MB of external cache using standard asynchronous SRAMs.
- Patented Branch Prediction Logic—Reduces both control dependencies and branch cycle counts.
- Dual-Port Caches—64-bit reads and writes are serviced in parallel in a single clock cycle.
- Caches Decoupled From Processor Bus—Both the L1 and L2 caches are accessed on separate dedicated buses.
- Two-Phase. Non-Overlapped Clocking—Integrated phase-locked loop bus-clock doubler. Processor operates at twice the system bus frequency.
- Three 64-Bit Synchronous Buses—NexBus (the processor bus), L2 SRAM bus, and internal Floating-Point Unit bus and is fully integrated into the processor microarchitecture.
- NexBus and NexBus⁵ Support— The Nx586 supports both NexBus interface protocols.

Nx586 Processor with Floating-Point Execution Unit Features

The NexGen Nx586 Processor is available with an integrated floating-point execution unit. The floating-point execution unit is an expansion of the Nx586 superscalar pipelined microarchitecture. It adds specific x86 architecture floating point operations including arithmetic, exponential, logarithmic, and trigonometric functions. This execution unit is part of the RISC86 pipeline to ensure maximum floating-point calculation speed. This version of the Nx586 is plug compatible with the Nx586. The following are some of the key features:

- Nx586 Feature Set—Includes all the features of the Nx586.
- MCM Technology—The Processor and Floating-Point Unit are housed in a Multi-Chip-Module.
- Fully Integrated Floating-Point unit into RISC86 Microarchitecture—Operates in parallel with the Nx586 Address, and Integer Units. Increased performance due to Speculative floating-point requests.
- Binary Compatible—Runs all x86-architecture floating-point binary code.
- Optional— No hardware reconfiguration necessary if not present. Pin compatible with Nx586.
- Dedicated Internal 64-Bit Processor Bus—Fast, synchronous, non-multiplexed interface to Nx586 Processor Core.
- High Bus Bandwidth— Simple arbitration on the Floating-Point bus to maximize bandwidth. Arbitration and data transfers occur in parallel, one clock apart.

The Nx586 processor fully implements the industry standard x86 instruction set to be able to run the vast amount applications and operating systems available. This implementation is accomplished through the use of NexGen's patented RISC86 microarchitecture. The innovative RISC86 approach dynamically translates x86 instructions into RISC86 instructions. As shown in the figure below, the Nx586 takes advantage of RISC performance principles. Due to the RISC86 environment, each execution unit is more specialized, smaller and compact. The RISC86 microarchitecture contains many state-of-the-art computer science techniques to achieve very high performance, including Register Renaming, Data Forwarding, Speculative execution, and Out-of-Order execution.




Figure 1 Nx586 Functional Block Diagram

The Level-2 cache controller is on chip for increased performance and reduced access overhead. The L2 cache controller does not have to arbitrate for the dedicated L2 Cache bus. L2 cache accesses can begin on any clock cycle. The greatest advantage comes when the CPU operating frequency is high. Accesses to the L2 cache remain at full speed and not at the slower system bus rate. Therefore, the Nx586 scales in performance linearly with respect to the operating frequency.

Nx586 Signals

Figure 2 shows the signal organization for the Nx586 processor. The processor core supports signals for NexBus (the processor bus) or NexBus⁵ (the system bus), L2 cache, and the optional Floating-Point Unit. Many types of devices can be interfaced to the NexBus⁵, including a backplane, multiple Nx586 processors, shared memory subsystems, high-speed I/O, and industry-standard buses. All signals are synchronous to the NexBus⁵ clock (NxCLK) and transition at the rising edge of the clock with the exception of four asynchronous signals: INTR*, NMI*, GATEA20, and SLOTID<3:0>. All bi-directional NexBus⁵ signals are floated unless they are needed during specific time periods, as specified in the *Bus Operation* chapter. The normal state for all reserved bits is high.

NexBus is the original processor protocol that defines how a localized processor, coprocessor and L2 cache are connected to the NexBus⁵ system interface protocol in a multi-processor type of environment. Processors using the NexBus standard must provide bus transceivers to convert the NexBus interface to NexBus⁵.

One type of NexBus signals deserve special mention:

 Buffered Address and Data Bus—Address, status and data phases are multiplexed on the AD<63:0> bus. This bus is interfaced to NexBus⁵ through transceivers, for which control signals are provided by the processor.

Two types of NexBus⁵ signals deserve special mention:

- Group Signals—There are several group signals on the NexBus⁵, typically denoted by signal names beginning with the letter "G." Active-low signals such as ALE* are driven by each NexBus⁵ device, and the NexBus⁵ arbiter derives an active-high group signal (such as GALE) and distributes it back to each device.
- Central Bus Arbitration—Access to the NexBus⁵ is arbitrated by an external NexBus⁵ Arbiter. NexBus⁵ masters request and are granted access by this Arbiter. For the Nx586 processor, central bus arbitration has the advantage of back-to-back processor access most of the time while supporting fast switching between masters. Typical systems logic will provide the combined functions of NexBus⁵ Arbiter, and Alternate-Bus Interface (the system-logic interface to other system buses). The memory controller function may be included or designed as a separate device connected to NexBus⁵.




Figure 2 Nx586 Signal Organization

Nx586 Pinouts by Signal Names

									.====	T	a: .
PGA	JEDEC	Pin	Signal	PGA	JEDEC	Pin	Signal	PGA	JEDEC	Pin	Signal
Pin#	Pin#	Type	Name	Pin#	Pin#	Туре	Name	Pin#	Pin#	Туре	Name
449	J37	0	ALE*	195	AT14	1/0	CDATA<42>	12	AE1	-	NC
18	AU1		ANALYZEIN	185	AN13	1/0	CDATA<43>	17	AR1	-	NC
168	AL11	0	ANALYZEOUT	155	AU9	1/0	CDATA<44>	19	B2	-	NC
340	N31	0	AREQ*	163	AT10	1/0	CDATA<45>	20	D2		NC
34	AM2	0	CADDR<10>	171	AU11	1/0	CDATA<46>	21	F2	-	NC
90	AN5	0	CADDR<11>	179	AT12	1/0	CDATA<47>	22	H2	-	NC
107	AK6	0	CADDR<12>	217	AN17	1/0	CDATA<48>	23	K2	-	NC
88	AJ5	0	CADDR<13>	227	AT18	1/0	CDATA<49>	25	P2	-	NC
106	AH6	0	CADDR<14>	80	N5	1/0	CDATA<5>	37	A3	-	NC
142	AF8	0	CADDR<15>	225	AM18	1/0	CDATA<50>	56	B4	-	NC
169	AN11	0	CADDR<16>	224	AK18	1/0	CDATA<51>	74	A5	-	NC
35	AP2	0	CADDR<17>	201	AN15	1/0	CDATA<52>	77	G5	-	NC
141	AD8	Ŏ	CADDR<3>	211	AT16	1/0	CDATA<53>	78	J5	-	NC
123	AE7	Ö	CADDR<4>	209	AM16	1/0	CDATA<54>	79	L5	-	NC
124	AF7	Ö	CADDR<5>	219	AU17	1/0	CDATA<55>	84	AA5	-	NC
32	AH2	ō	CADDR<6>	240	AK20	1/0	CDATA<56>	93	B6	-	NC
14	AJ1	0	CADDR<7>	251	AU21	1/0	CDATA<57>	95	F6	-	NC
33	AK2	0	CADDR<8>	249	AN21	1/0	CDATA<58>	96	H6	- 1	NC
15	AL1	0	CADDR<9>	248	AL21	1/0	CDATA<59>	97	K6	- 1	NC
89	AL5	0	CBANK<0>	6	N1	1/0	CDATA<6>	98	M6	- 1	NC
16	AN1	0	CBANK<1>	232	AL19	1/0	CDATA<60>	101	V6	- 1	NC
100	T6	1/0	CDATA<0>	241	AM20	1/0	CDATA<61>	111	A7	- 1	NC
-	R1	1/0	CDATA<1>	243	AT20	1/0	CDATA<62>	114	G7	- 1	NC
7	V2	1/0	CDATA<10>	233	AN19	1/0	CDATA<63>	115	J7	- 1	NC
27	U7	1/0	CDATA<10>	99	P6	1/0	CDATA<7>	116	L7	- 1	NC
119	R7	1/0	CDATA<11>	9	W1	1/0	CDATA<8>	132	F8	1 - 1	NC
118	T2	1/0	CDATA<12>	83	W5	1/0	CDATA<9>	133	H8	1 - 1	NC
26		1/0	CDATA<13>	361	V32	170	CKMODE	134	K8	+ - +	NC
82	U5 U1	1/0	CDATA<145	192	AK14	6	COEA.	135	M8	+	NC
8	AC1	1/0	CDATA<15>	138	V8	1 0	COEB.	143	AH8	1.	NC
11		1/0		117	N7	0	CME<0>.	148	A9	-	NC
103	AB6	1/0	CDATA<17> CDATA<18>	137	T8	0	CWE<1>*	151	G9	—	NC
29	K2	1/0	CDATA<18>	120	W7	1 6	CWE<2>*	156	B10	1.	NC
121	AA7		CDATA<19>	140	AB8	1 6	CME<3>.	158	F10	-	NC
81	R5	1/0	CDATA<25	55	AU3	1 6	CWE<4>	159	H10	-	NC
139	Y8			177	AM12	1 0	CWE<5>*	164	A11	-	NC
28	Y2	1/0	CDATA<21>	200	AL15	1 0	CME<9>	166	E11	-	NC
102	Y6	1/0	CDATA<22>		AL17	0	CWE<7>*	167	G11	-	NC
10	AA1	!/0	CDATA<23>	216	P32	0	DCF.	172	B12	i -	NC
13	AG1	1/0	CDATA<24>	359		1	GALE	174	F12	+ -	NC
105	AF6	1/0	CDATA<25>	330	AK30	++	GATEA20	175	H12	1	NC
31	AF2	1/0	CDATA<26>	339	R33		GBLKNBL	180	A13	 	NC
86	AE5	1/0	CDATA<27>	378	F36	1 !	GBLKNBL	182	E13	+ :	NC
122	AC7	1/0	CDATA<28>	429			GDCL GNT	183	G13	+ -	NC
85	AC5	1/0	CDATA<29>	368	AM32	1 1		183	AU13	+	NC
136	P8	1/0	CDATA<3>	113	E7		GREF	187	B14	+	NC
30	AD2	1 1/0	CDATA<30>	430	H36	! !-	GSHARE	190	1 F14	+ -	NC
104	AD6	1/0	CDATA<31>	322	P30	 	GTAL			+-	NC NC
147	AT8	1/0	CDATA<32>	349	AL31	 -!-	GXACK	191	i H14	<u> </u>	NC NC
129	AU7	1/0	CDATA<33>	377	N33	1 !	GXHLD	196	1 A15	+	NC NC
110	AT6	1/0	CDATA<34>	36	I AT2	 	HROM	198	E15		NC NC
92	I AU5	1/0	CDATA<35>	375	J33	<u> </u>	INTR*	199	G15	 	I NC
87	I AG5	1 1/0	CDATA<36>	323	T30	1 1	IREF	204	1 B16	! - -	
125	I AJ7	1/0	CDATA<37>	341	I R31	10	LOCK.	206	F16	 -	NC NC
176	AK12	1 1/0	CDATA<38>	1	C1	<u> </u>	NC	207	H16	<u> </u>	NC NC
184	AL13	1/0	CDATA<39>	2	E1	<u> </u>	NC	208	1 AK16	 -	NC
24	M2	1/0	CDATA<4>	3	G1	-	NC	212	A17	 -	NC
203	AU15	1/0	CDATA<40>	4	l J1	١ -	NC	215	G17 B18	-	NC NC
		1/0	CDATA<41>	5	L1		NC NC	220			

Figure 3 Nx586 Pin List, By Signal Name

004	15550	. 5:	21	1 301	1 :5050	0:-	25	001	I ICDCO I	0:-	Cinnet
PG.A	JEDEC	Pin I	- 1	PGA	JEDEC	Pin	Signai	PGA	JEDEC	Pin	Signal
Pin#	Pin#	Type I	`:ame	Pin#	Pin#	Type	Name	Pin#	Pin#	Type	Name
222	F18		, 'C	267	AU23	1/0	NxAD<1>	439	AF36	I/O	NxAD<59>
223	H18	- 1	NC	307	AT28	1/0	NxAD<2>	364	AD32	1.'O	NxAD<60>
228	A19	-	NC	297	AN27	1/0	NxAD<3>	456	AC37	1/0	NxAD<61>
230	E19	- 1	NC	443	AP36	1/0	NxAD<4>	363	AB32	1/0	NxAD<62>
231	G19	- '	,:C	444	AT36	1/0	NxAD<5>	381	AA33	1/0	NxAD<63>
235	AU19	-	ИC	463	AU37	1/0	NxAD<6>	73	AT4	0	NxADINUSE
236	B20		.,,	312	AL29	1/0	NxAD<7>	452	R37		NxCLK
238	F20	-	NC	313	AN29	1/0	NxAD<8>	447	E37		OWNABL
239	H20	-	./IC	315	AU29	1/0	NxAD<9>	76	E5	!	P4REF
244	A21		NC	281	AN25	1/0	NxAD<10>	453	U37	!	PHE1
246	E21	- !	NC	283	AU25	I/O	NxAD<11>	379	U33		PHE2
247	G21	-	NC	459	AJ37	I/O	NxAD<12>	153	AN9	!	POPHOLD
252	B22	-	NC	460	AL37	1/0	NxAD<13>	272	AK24		PTEST
254	F22	-	NC	441	AK36	1/0	NxAD<14>	319	H30	1	PULLDOWN
255	H22	-	,1C	348	AJ31	1/0	NxAD<15>	355	F32	1	PULLDOWN
256	AK22	-	NC	337	AN33	1/0	NxAD<16>	160	AK10		PULLHIGH
260	A23		,.c	370	AT32	1.0	NxAD<17>	145	AM8	1:0	PULLHIGH
262	E23		1.C	331	AM30 AT30	I:O	NxAD<18> NxAD<19>	357 376	K32	1/O 1/O	PULLHIGH PULLHIGH
263	G23	·	-;c	333	Y30	1.0	NxAD<19>		M36	1/0	PULLHIGH
268	E24 F24			345	AC31	10		432	P36	1/0	PULLHIGH
270			; c	327	AD30	1:0	NxAD<21> NxAD<22>	433	L37	1.0	PULLHIGH
	H24 -		-,iC	383	AE33	1/0	NxAD<23>	451	N37	1/0	PULLHIGH
276 278	E25	-	10 10 1	347	AG31	1/0	NxAD<24>	264	AL23	1/0	PULLLOW
279	G25	-	1,1C	384	AG33	1/0	NxAD<24>	214	E17	1/0	RESET'
284	B26		NC NC	458	AG37	1.0	NxAD<26>	362	Y32	-	RESETCPU*
286	F26		11C	346	AE31	1/0	NxAD<27>	150	E9	1/0	SCLKE
287	H26			438	AD36	1.0	NxAD<28>	144	AK8	1/0	SERIALIN
288	AK26			382	AC33	I/O	NxAD<29>	280	AL25	Ö	SERIALOUT
292	A27			437	AB36	1/0	NxAD<30>	448	G37	Ō	SHARE*
294	E27		,:C	455	AA37	1/0	NxAD<31>	130	88	1	SLOTID<0>
295	G27		.'C	259	AT22	1/0	NxAD<32>	161	AM10	1	SLOTID<1>
300	B28	. :	,1C	257	AM22	i. O	NxAD<33>	152	AL9	ı	SLOTID<2>
302	F28	- '	.!C	265	AN23	1/0	NxAD<34>	127	AN7	1	SLOTID<3>
303	H28	-	,:C	275	AT24	1.'O	NxAD<35>	431	K36	1/0	SRAMMODE
308	A29	-	.⁺C	273	AM24	I/O	NxAD<36>	374	G33	1	TESTPWR*.
310	E29		.:C	∔ 62	AR37	I/O	NxAD<37>	108	AM6	i	TPH1
311	G29		.:C	304		I/O	NxAD<38>	126	AL7	1	TPH2
316	B30 :		.:C	- 26	AU35	10	NxAD<39>	57	E4	1	VCC4
318			.¹C	299	AU27	1.0	NxAD<40>	53	F4		VCC4
334	A31		ίC	289	AM26	1.0	NxAD<41>	59	H4	·	VCC4
336	E31		·C	291	AT26	1.0	11xAD<42>	60	1 K4		VCC4
337	G31	· .	·.C	305	AM28	1.0	NxAD<43>	- 61	M4	!	VCC4
338	J31	<u> </u>	·.0	440	AH36	10	NxAD<44>	62	P4		VCC4
353	B32	-	·.C	366	AH32	10	NxAD<45>	63	T4		VCC4
356	H32			367	AK32	1.0	NxAD<46>		l V4	<u> </u>	VCC4
371	A33	· · · · · · · · · · · · · · · · · · ·	`,C	335	AJ33	1.0	NxAD<47>	65	Y4		VCC4
373	E33		V.C	407	AT34	1.0	NxAD<48>	55	- B4		VCC4
380	W/33			389	AU33		NxAD<49>	67	1	<u> </u>	VCC4
390	934	<u> </u>		350	AN31	::0	NxAD<50> (56	F4		VCC4
408	A35 -		, <u>c</u>	352	L AU31	1.0	NxAD<51>	69	1 -H4		/CC4
427	B36		.1C	343	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	10	NxAD<52>	70	1 6M4		VCC4 VCC4
±28 ±45	1 036 A37		- ;C	344	1 2431 1 2530		NxAD<53> NxAD<54>	72		<u> </u>	VCC4
436	Y36		- ivi	457	AE37	10		34	76		VCC4
436	037		PIRO.	329	H30	10	NxAD<55>	173			1 7/CC4
321	1.130		SEQ*	328	AF30	1.0	NxAD<557>	131	08	1 1	VCC4
296	AL27			365		1.C	N×AD<58>	14.5			VCC4
250	P.LZ1	· · · · ·	.13/10/0/	200	1 7102		11100000	1	. 110		

Figure 3 1x586 Pin List, By Signal Name (continued)

PGA	JEDEC	Pin	Signal	PGA	JEDEC	Pin	Signal	PGA	JEDEC	Pin	Signal
Pin#	Pin#	Type	Name	Pin#	Pin#	Type	Name	Pin#	Pin#	Type	Name
157	D10	1725	VCC4	324	V30	Î	VDDA	261	C23	1	VSS
162	AP10	i	VCC4	38	C3	1	VSS	266	AR23	1	VSS
173	D12	Ť	VCC4	39	E3	1	VSS	277	C25	1	VSS
178	AP12	i	VCC4	40	G3	1	VSS	282	AR25	1	VSS
189	D14	i	VCC4	41	J3	1	VSS	293	C27	1	VSS
194	AP14	i	VCC4	42	L3	1	VSS	298	AR27	1	VSS
205	D16		VCC4	43	N3	- 1	VSS	309	C29	1 1	VSS
210	AP16	i	VCC4	44	R3	1	VSS	314	AR29		VSS
221	D18	<u> </u>	VCC4	45	U3		VSS	335	C31		VSS
226	AP18	i i	VCC4	46	W3	1	VSS	351	AR31	1	VSS
237	D20	i i	VCC4	47	AA3	ı	VSS	372	C33	1	VSS
242	AP20	l i	VCC4	48	AC3	1	VSS	388	AR33	1	VSS
253	D22	l i	VCC4	49	AE3	1	VSS	409	C35	1	VSS
·258	AP22	Hi	VCC4	50	AG3	1	VSS	410	E35	- 1	VSS
269	D24	 	VCC4	51	AJ3	1	VSS	411	G35	1	VSS
274	AP24	i	VCC4	52	-AL3	1	VSS	412	J35	1	VSS
285	D26	Hi	· VCC4	53	AN3	1 1	VSS	413	L35	1	VSS
290	AP26	l i	VCC4	54	AR3		VSS	414	N35		VSS
301	D28	l i	VCC4	75	C5	I	VSS	415	R35	1	VSS
306	AP28	l i	VCC4	91	AR5	1	VSS	416	U35	1	VSS
317	D30	<u> </u>	VCC4	112	C7	1	VSS	417	W35	1	VSS
332	AP30		VCC4	128	AR7		VSS	418	AA35		VSS
354	D32		VCC4	149	C9		VSS	419	AC35		VSS
369	AP32		VCC4	154	AR9	1	VSS	420	AE35	1 1	VSS
391	D34		VCC4	165	C11	1	VSS	421	AG35		VSS
392	F34	Ti	VCC4	170	AR11	1	VSS	422	AJ35	1	VSS
393	H34		VCC4	181	C13	1	VSS	423	AL35	1	VSS
394	K34	tri	VCC4	186	AR13	1	VSS	424	AN35	1	VSS
395	M34	T I	VCC4	197	C15	1	VSS	425	AR35	1 1	VSS
396	P34	1	VCC4	202	AR15	1	VSS	358	M32	0	XACK*
397	T34		VCC4	213	C17	1	VSS	386	AL33	0	XBCKE*
398	V34	1 1	VCC4	218	AR17	1	VSS	461	AN37	0	XBOE*
399	Y34	† i	VCC4	229	C19	1	VSS	320	K30	1/0	XCVERE*
400	AB34	1	VCC4	234	AR19	1	VSS	454	W37	0	XHLD.
401	AD34	1 1	VCC4	245	C21		VSS	442	AM36	0	XNOE,
402	AF34	1	VCC4	250	AR21		VSS	360	T32	0	XPH1
403	AH34	1	VCC4	54	AR3	1	VSS	342	U31	0	XPH2
404	AK34	11	VCC4	75	C5	1	VSS	434	T36	0	XREF
405	AM34		VCC4	91	AR5	1	VSS	435	V36	1 !	XSEL
406	AP34	1	VCC4	112	C7	1	VSS				

Figure 3 Nx586 Pin List, By Signal Name (continued)

8

Nx586 Pinouts by PGA Pin Numbers

PGA	Pin	Signal	PGA	Pin	Signal	PGA	Pin	Signal	PGA		Signal
Pin	Type	Name	Pin	Type	Name	Pin	Туре	Name	Pin	Type	Name
1	-	NC	57	1 1	VCC4	113	1	GREF	169	0	CADDR<16>
2	-	NC	58	1	VCC4	114	1	PULLHIGH	170	1 1	VSS
3	-	NC	59	1	VCC4	115	-	NC	171	1/0	CDATA<46>
4	-	NC	60	_	VCC4	116	-	NC	172	-	NC
5	1/0	NPTAG<0>	61	1	VCC4	117	0	CWE<0>*	173	1	VCC4
6	1/0	CDATA<6>	62	1	VCC4	118	1/0	CDATA<12>	174	-	NC
7	1/0	CDATA<1>	63		VCC4	119	1/0	CDATA<11>	175	- 1	NC
8	1/0	CDATA<15>	64	1	VCC4	120	0	CWE<2>*	176	1/0	CDATA<38>
9	1/0	CDATA<8>	65		VCC4	121	1/0	CDATA<19>	177	0	CWE<5>*
10	1/0	CDATA<23>	66	1	VCC4	122	1/0	CDATA<28>	178		VCC4
11	1/0	CDATA<25>	67	1	VCC4	123	0	CADDR<4>	179	1.0	CDATA<47>
	-	NC NC	68		VCC4	124	0	CADDR<5>	180		NC
12		CDATA<24>	69		VCC4	125	1/0	CDATA<37>	181		VSS
13	1/0		-				1/0	TPH2	182	1 : 1	NC
14	0	CADDR<7>	70		VCC4	126	1	SLOTID<3>	183	- 1	NC
15	0	CADDR<9>	71	1 !	VCC4	127		VSS	184	10	CDATA<39>
16	0	CBANK<1>	72	1	VCC4	128	1 1			1.0	CDATA<33>
17	-	NC	73	0 !	NxADINUSE	129	1/0	CDATA<33>	185		VSS
18		ANALYZEIN	74	-		130		SLOTID<0>	186		
19	-	NC	75	1 1	VSS	131	1 1	VCC4	187	-	NC NC
20	-	NC	76	1 1	P4REF	132	-	NC	188	-	NC
21	-	NC	77	- !	NC	133		PULLHIGH	189		VCC4
22	-	NC	78		NC	134	<u> </u>	NC	190	-	NC
23	-	NC NC	79	- !	NC	135		NC	191	-	NC
24	1/0	CDATA<4>	80	1/0	CDATA<5>	136	1/0	CDATA<3>	192	0	COEA*
25	-	NC.	81	1/0	CDATA<2>	137	0	CWE<1>"	193	1/0	CDATA<41>
26	1/0	CDATA<13>	82	1.0	CDATA<14>	138	0	COEB.	194		VCC4
27	1/0	CDATA<10>	83	1.0	CDATA<9>	139	1/0	CDATA<20>	195	1/0	CDATA<42>
28	1/0	CDATA<21>	34	-	NC	140	0	CWE<3>1	195	i -	NC
29	1/0	CDATA<18>	85	1/0	CDATA<29>	141	0	CADDR<3>	197	1	VSS
30	1/0	CDATA<30>	86	1:0	CDATA<27>	142	0	CADDR<15>	198	-	NC
31	1/0	CDATA<26>	87	1/0	CDATA<36>	143	T -	NC	199	-	NC
32	0	CADDR<6>	88	0	CADDR<13>	144	1 1	SERIALIN	200	0	CWE<6>
33	0	CADDR<8>	39	0		145	1 1	PULLHIGH	201	10	CDATA<52>
34	1 0	CADDR<10>	90	0	CADDR<11>	146	 	VCC4	202	1 1	VSS
35	0	CADDR<17>	91		VSS	147	11/0	CDATA<32>	203	1:0	CDATA<40>
	1 1	HROM	92	110	CDATA<35>	148	+	, C	204		, NC
36	! !	HOM NO	93	1 .	NC NC	149	+	YSS	205	; , _	VCC4
37			93			150	1/0	SCLKE	206	+	NC NC
38	1 !	VSS		 	NC NC		1 1/0	NC	207	+	NC
39	 !-	VSS VSS	95	1		151 152	$+\dot{-}$	SLOTID<2>	208	+	NC
40	!!	VSS	96	 	NC NC	4	 	POPHOLD	208		CDATA<54>
41	1 !	VSS	97	<u> </u>	NC NC	153	++	VSS	210		VCC4
42	1 1	VSS	98	1		154	<u> </u>		210	1:0	CDATA<53>
43		.488	99	1/0	CDATA<7>	155	1/0	CDATA<44>	211		CDATA<555>
44	1 !	SS	100	1/0	CDATA<0>	156	1:	+ VCG4	213		VSS
45	!!	SS	101	<u> </u>	.C	157	1 1		4		
46		/8S	102	1 1/0	CDATA<22>	1 158	<u> </u>	NC	211		RESET*
47		'/SS	103	1 1/0	CDATA<17>	159	1 -	NC NC	215		
48	! 1	' .'SS	10-	1 1/0	CDATA<31>	150	<u> </u>	PULLHIGH	216		CWE<7>
49	1 !	/SS	105	1 1:0	CDATA<25>	161	1 1	SLOTID<1>	217		1 CDATA<48>
50		7/3 S	106	! 0	CADDR<14>	162	<u> </u>	√CC4	218		! VSS
51	1 1	/SS	107	10	CADDR<12>	163		L CDATA<45>	219		I CDATA<55>
52	11	/SS	108		TPH1	164	<u> </u>	.:C	220		, NC
53	1 :	: 788	100	1 :	VCC4	165	1 !	SS	221		VCC4
54	11	VSS	110	110	CDATA<34>	166	-	NC	222		. NC
55	10	CWE<4>	111	110	NPTAG<3>	167	-	УC	223		NC
56		NC.	112		VSS	168	0	I ANALYZEOUT	224	110	CDATA<51>
.,,,,				<u> </u>							

Figure 4 Nx586 Pin List, By PGA Pin Number

,						L 5.0.1	5: 1	6: 1	L 004	Pin	Cinnal
PGA	Pin	Signal	PGA	Pin	Signal	PGA	Pin	Signal	PGA		Signal
Pin	Type	Name	Pin	Type	Name	Pin	Type	Name	Pin	Type	Name
225	1/0	CDATA<50>	285	1 1	VCC4	345	1/0	NxAD<21>	405		VCC4
226	1	VCC4	286	-	NC.	346	1/0	NxAD<27>	406	1	VCC4
227	1/0	CDATA<49>	287	- 1	NC	347	1/0	NxAD<24>	407	I/O	NxAD<48>
228	- "	NC	288	-	NC	348	1/0	NxAD<15>	408	-	NC
	-	VSS	289	1/0	NxAD<41>	349		GXACK	409		VSS
229		NC NC	290	1	VCC4	350	1/0	NxAD<50>	410		VSS
230	•		291	1/0	NxAD<42>	351	1	VSS	411		VSS
231	-	NC						NxAD<51>	412		VSS
232	1/0	CDATA<60>	292	-	NC	352	1/0			' '	
233	1/0	CDATA<63>	293		VSS	353	-	NC	413	!	VSS
234	1	VSS	294	<u> </u>	NC	354	1	VCC4	414	1	VSS
235	-	NC	295	- 1	NC	355	1	PULLDOWN	415		VSS
236	- 1	NC	296	1/0	NxAD<0>	356	-	NC	416		VSS
237		VCC4	297	1/0 1	NxAD<3>	357	1/0	PULLHIGH	417		VSS
238	-	NC	298		VSS	358	0	XACK*	418	1	VSS
239		NC	299	1/0	NxAD<40>	359	0	DCL.	419	1	VSS
240	1/0	CDATA<56>	300	-	NC	360	0	XPH1	420	1	VSS
241	1/0	CDATA<61>	301	1	VCC4	361	Ť	CKMODE	421	1	VSS
	1/0	VCC4	302	1 -	NC NC	362	Hi	RESETCPU*	422	1	VSS
242		CDATA<62>	303		NC NC	363	1/0	NxAD<62>	423	Hi	VSS
243	1/0		303	1.0	NxAD<38>	364	1/0	NxAD<60>	424	l i	VSS
244	-	NC		1/0	11xAD<43>	365	1/0	NxAD<58>	425	i	VSS
245	1	VSS	305					NxAD<36>	426	1/0	NxAD<39>
246	-	. NC	306	1 1	VCC4	366	1/0			-	NC NC
247		NC	307	1/0	NxAD<2>	367	1/0	NxAD<46>	427	ļ	NC
248	1/0	CDATA<59>	308	-	NC	368		GNT*	428	ļ	
249	1/0	CDATA<58>	309	1	VSS	369	1	VCC4	429	1	GDCL
250	1	VSS	310	- 1	NC	370	1/0	NxAD<17>	430	1	GSHARE
251	1/0	CDATA<57>	311	-	NC	371	1/0	NPDATA<54>	431	1/0	SRAMMODE
252	-	NC	312	1/0	NxAD<7>	372	- 1	VSS	432	1/0	PULLHIGH
253		VCC4	313	I/O	NxAD<8>	373	1/0	NPDATA<42>	433	1/0	PULLHIGH
254	-	NC	314		VSS	374	1	TESTPWR'	434	0	XREF
255	-	NC	315	1/0	NxAD<9>	375	1	INTR*	435	1 1	XSEL
256	-	NC	316	1 -	NC	376	1/0	PULLHIGH	436	1 1	NMI*
257	1/0	NxAD<33>	317		VCC4	377	1	GXHLD	437	1/0	NxAD<30>
	1/0	VCC4	318	+	NC NC	378	1 :	GBLKNBL	438	1/0	NxAD<28>
258		NxAD<32>	319	+	PULLDOWN	379	l i	PHE2	439	1/0	NxAD<59>
259	1/0		320	1-1-	XCVERE*	380	 	NC	440	1/0	NxAD<44>
260	<u> </u>	NC		1 6	NREQ.	381	1/0	NxAD<63>	441	1/0	NxAD<14>
261	1	VSS ·	321	1 -	GTAL	382	1/0	NxAD<29>	442	10	XNOE*
262	<u> </u>	NC	322						443	1/0	NxAD<4>
263	· .	NC	323		IREF	383	1/0	NxAD<23>	443		NxAD<5>
264	I/O	PULLLOW	324		VDDA	384	1/0	NxAD<25>			NC NC
265	1/0	NxAD<34>	325	1.0	ixAD<20>	385	1:0	NxAD<47>	445		
266	1	VSS	326	110	NxAD<54>	386	0	XBCKE.	446		NPIRQ*
267	1/0	NxAD<1>	327	1.0	NxAD<22>	387	1/0	NxAD<16>	447	1 !	OWNABL
268	-	NC	328	1/0	∴lxAD<57>	388	1 1	VSS	448		SHARE*
269	T	VCC4	329	1/0	NxAD<56>	389	1/0	NxAD<49>	449		ALE*
270	T -	NC	330		GALE	390	-	NC	450		PULLHIGH
271		NC	331	1/0	NxAD<18>	391	1	VCC4	451	I/O	PULLHIGH
272	1	PTEST	332		VCC4	392	11	VCC4	452		NxCLK
273	1/0	NxAD<36>	333	170	NxAD<19>	393	11.	VCC4	453	1	; PHE1
274	 "	VCC4	334		NC	394	1	/CC4	454		XHLD.
275	1/0	NxAD<35>	335		VSS	395	1 i	VCC4	455		NxAD<31>
276	- 1/0	NC NC	336		NC NC	396	+	VCC4	1 456		::xAD<61>
	 -				PULLHIGH	397	+ ;	7004	457		1 NxAD<55>
277	1	VSS	337			398	 	7/CC4	458		1 NxAD<26>
278	ļ ·	NC	338			398	+	VCC4	459		1 NxAD<12>
279	1 :	NC	339		3/11/20			/004	460		NxAD<12>
280	С	SERIALOUT	340		AREQ*	400			4		XBOE*
281	1/0	NxAD<10>	341		LOCK.	401	1	VCC4	461		NxAD<37>
282	1	VSS	342	10	XPH2	402		VCC4	462		
283	1/0	NxAD<11>	343		NxAD<52>	403		VCC4	463	110	ilxAD<6>
284	-	NC	344	1/0	1 11xAD<53>	404	1 1	VCC4	J		
1	_		-								

Figure 4 Nx586 Pin List, By PGA Pin Number (continued)

Nx586 Pinouts by JEDEC Pin Numbers

JEDEC	Pin	Signa!	JEDEC	Pin	Signal	JEDEC	Pin I	Signal	JEDEC	Pin	Signal
Pin	Type	Name	Pin	Type	Name	Pin	Type	Name	Pin	Type	Name
A3	Type	NC	D4	1,20	VCC4	G5	Type	NC	L33	1/0	PULLHIGH
A5	i .	NC	D6	i	· VCC4	G7	1	PULLHIGH .	L35	1/0	VSS
A7	i/O	NPTAG<3>	D8		VCC4	G9		NC	L35	1/0	
A9	1:0	NC NC	D10		VCC4	G11	-	NC NC			PULLHIGH
A11	-	NC	D12		VCC4	G13		NC NC	M2	1/0	CDATA<4>
A11		NC NC	D12		VCC4		-		M4		VCC4
	-	NC NC	D14		VCC4	G15	-	NC NC	M6	-	NC NC
A15	-	NC NC	D18			G17	-		M8	-	NC
A17	-	NC NC	D20	-	VCC4	G19	-	NC	M30	0	NREQ*
A19	-	NC NC				G21	-	NC	M32	0	XACK*
A21	-		D22	1	\:CC4	G23	-	NC	M34	1	VCC4
A23	-	NC	D24		VCC4	G25	-	NC	M36	1/0	PULLHIGH
A25	-	NC	D26		VCC4	G27	-	NC	N1	1/0	CDATA<6>
A27	- 1	NC			VCC4	G29	-	NC	N3	1	VSS
A29	-	NC	D30		VCC4	G31	1	PULLHIGH	N5	1/0	CDATA<5>
A31		NC	D32		VCC4	G33	1	TESTPWR*	N7	0	CME<0>.
A33	i.O	NPDATA<54>	D34		VCC4	G35	1	. VSS	N31	0	AREQ*
A35	-	NC	030		,'C	G37	0	SHARE	N33		GXHLD
A37		NC	E1 .	-	,'C	H2		NC	N35		VSS
B2	-	NC	<u>E3</u>		/SS	H4	1 1 :		N37	1/0	PULLHIGH
B4		NC	E5		P4REF	H6	-	NC	P2	-	NC
B6	-		E7		GREF	H8	1 1	PULLHIGH	P4		VCC4
B3		SLOTID<0>	E9	10	SCLKE	H10	-	NC	P6	1/0	CDATA<7>
B10	-	NC	E11	-	110	H12	-	NC	P8	1/0	CDATA<3>
B12	-	NC	E13	•	NC	H14	- 1	NC	P30	1	GTAL
B14	-	NC	. E15	-	NC	H16	-	NC	P32	0	DCL.
B16		NC	E17	i	RESET'	H18	-	NC	P34	1	VCC4
B18	-	NC	E19	-	,!C	H20	-	NC	P36	1/0	PULLHIGH
B20	-	NC	E21	· ·	ivC	H22	-	NC	R1	I/O	CDATA<1>
B22		,IC	E23		.:C	H24	- :	,:C	R3	1	VSS
324		AC AC	E25		::0	H26	- 1	NC	R5	I/O	CDATA<2>
B26	- 1	NC	E27	-	`\C	H28		NC	R7	1/0	CDATA<12>
B28	-	NC	E29		NC	H30	1 1	PULLDOWN	R31	0	LOCK*
B30	-	NC	E31		NC.	H32	-	NC	R33		GBLKNBL
B32	•	NC	E33	1.0	THE DITTITION OF	H34	1 1		R35	1	VSS
B34	-	.10	E35		√SS	H36	1 1	GSHARE	R37	1	NxCLK
B36			E37	1 1	OWNABL	J1	-	NC	T2	1/0	CDATA<13>
<u>C:</u>	-	ИC	F2	-	`;C ·	13	'	¥35	T4	1	VCC4
<u>C3</u>			-4		,00 ₁	J5		NC	Ta	i/O	CDATA<0>
<u>C5</u>		:SS	Fő			.J7		1C	7.5	0	CWE<1>
C7	i	VSS	F8	•	1,0	J31		ИC	T30	1 1	IREF
C9		VSS	F10		:0	J33	<u> </u>	:NTR*	T32	. ·)	XPH1
C11		VSS	F12	-	70	J35	1 1		T34	1 1	VCC4
C13	<u> </u>	'7SS	F14):C	J37	0	ALE.	T36	1 0	XREF
C15	!	VSS	F18	· ·	NO	K2		NC I	<u>U1</u>	1/0	CDATA<15>
C17 i	[]		F19 F20		,'C	K4	1 !	/CC4	U3	1	VSS
019		:88	F20		<u></u>	K6	<u> </u>	NC	U5	1/0	CDATA<14>
321	- !	VSS	F22 F24		1.0	K8		1C	U7	1 1/0	CDATA<11>
C23 1		/SS			:S	K30	101	1012112	U31	10	XPH2
C25			F26	-		K32	1 0 !	· SELFHUIT	U33	1 1	PHE2
1_C27		,00	F28			K34	1 1	VCC4	U35	11	VSS
C29			F30		2001 00000	K36	1 10	OFIZIVITODE	U37	1 1	PHE1
C31		/SS	100		PULLDOWN		1 1/0 1	111 1710102	√2	1 1/0	CDATA<10>
1 030 1		<u> </u>	F34		V0C4		<u> </u>	VSS	V4	<u> </u>	VCC4
035		VSS	F36		3DCL		<u> </u>	.:C			NC
237	·5	:PIRO	31		<u> </u>	1.7	-	.;C	V3		COEB.
D2 :		.C	(£3·		. 58	L31	1 :	GATEA20	∀30	<u> </u>	VDDA

Figure 5 Nx586 Pin List, By JEDEC Pin Number

			LIEDEC	0:-	211	ICOCO	Dia.	Cinnal	JEDEC	Pin	Signal
JEDEC	Pin	Signal	JEDEC	Pin	Signal	JEDEC	Pin	Signal	Pin		Name
Pin	Туре	Name	Pin AF4	Type	Name VCC4	Pin AL23	Type I/O	Name PULLLOW	AP32	Type	VCC4
V32	!	CKMODE		1/0	CDATA<25>	AL23	0	SERIALOUT	AP32 AP34		VCC4
V34	1	VCC4	AF6 AF8	0	CADDR<15>	AL25	1/0	NxAD<0>	AP36	1/0	NxAD<4>
V36	1/0	XSEL	AF30	1/0	NxAD<57>	AL27	1/0	NxAD<0>	AR1	-	NC NC
W1	1/0	CDATA<8>		1/0	NxAD<57>			GXACK	AR3	-	VSS
W3	110	VSS CDATA<9>	AF32 AF34	1/0	VCC4	AL31 AL33	0	XBCKE* .	AR5	i	VSS
W5	1/0			1/0	NxAD<59>	AL35	<u> </u>	VSS .	AR7	1	VSS
W7	0	CWE<2>*	AF36	1/0	CDATA<24>	AL35	1/0	NxAD<13>	AR9		VSS
W31	1/0	NxAD<52>	AG1 AG3		VSS	AL37	0	CADDR<10>	AR11		VSS
W33	<u> </u>	NC		1/0	NxAD<24>	AM4	1	VCC4	AR13		VSS
W35		VSS	AG31 AG5	1/0	CDATA<36>	AM6	1	TPH1	AR15		VSS
W37	0	XHLD.	AG7	0	CADDR<5>	AM8	 	PULLHIGH	AR17	<u> </u>	VSS
Y2	1/0	CDATA<21>	AG33	1/0	NxAD<25>	AM10	 	SLOTID<1>	AR19		VSS
Y4	1/0	VCC4 CDATA<22>	AG35	1/0	VSS	AM12	0	CWE<5>*	AR21		VSS
Y6			AG35 AG37	1/0	NxAD<26>	AM14	1/0	CDATA<41>	AR23	H	VSS
Y8	1/0	CDATA<20>		0	CADDR<6>	AM16	1/0	CDATA<41>	AR25	 	VSS
Y30	1/0	NxAD<20> RESETCPU*	AH2 AH4	i i	VCC4	AM18	1/0	CDATA<54>	AR27	<u> </u>	VSS
Y32	!			0	CADDR<14>	AM20	1/0	CDATA<50>	AR29	 	VSS
Y34	!	VCC4	AH6	-			1/0	NxAD<33>	AR31		VSS
Y36	1	NMI*	AH8 AH30	10	NC NxAD<56>	AM22 AM24	1/0	NxAD<33>	AR33	1	VSS
AA1	1/0	CDATA<23>							AR35	 	VSS
AA3	1	VSS	AH32	1.0	NxAD<45> VCC4	AM26	1/0	NxAD<41>	AR37	1/0	NxAD<37>
AA5	-	NC NC	AH34	1/0	NxAD<44>	AM28 AM30		NxAD<43> NxAD<18>	AT2	1/0	HROM
AA7	1/0	CDATA<19>	AH36		CADDR<7>	AM30	1/0	GNT*	AT4	0	NxADINUSE
AA31	1/0	NxAD<53>	AJ1	10				VCC4	AT6	1/0	CDATA<34>
AA33	1/0	NxAD<63>	AJ3	0	VSS CADDR<13>	AM34 AM36	0	XNOE.	AT8	1/0	CDATA<34>
AA35	1	VSS	AJ5	1/0		AN1	 0	CBANK<1>	AT10	1/0	CDATA<32>
AA37	1/0	NxAD<31>	AJ7.	1/0	CDATA<37> NxAD<15>	AN3	1	VSS	AT10	1/0	CDATA<47>
AB2	1/0	CDATA<18>	AJ31	1/0	NxAD<15>		6	CADDR<11>	AT14	1/0	CDATA<42>
AB4	1	VCC4	AJ33	1 1/0	VSS	AN5 AN7	1	SLOTID<3>	AT16	1/0	CDATA<53>
AB6	1/0	CDATA<17>	AJ35 AJ37	1.0	NxAD<12>	AN9	+	POPHOLD	AT18	1/0	CDATA<49>
AB8	0	CWE<3>*	AK2	0	CADDR<8>	AN11	0	CADDR<16>	AT20	1/0	CDATA<62>
-AB30	1/0	NxAD<54>	AK4	1 +	VCC4	AN13	1/0	CDATA<43>	AT22	1/0	NxAD<32>
AB32	1/0	NxAD<62> VCC4	AK6	0	CADDR<12>	AN15	1/0	CDATA<433	AT24	1/0	NxAD<35>
AB34	1/0	NxAD<30>	AK8	1	SERIALIN	AN17	1/0	CDATA<32>	AT26	1/0	NxAD<42>
AB36		CDATA<16>	AK10	 	PULLHIGH	AN19	1/0	CDATA<63>	AT28	1/0	NxAD<2>
AC1	1/0	VSS	AK10	1/0	CDATA<38>	AN21	1/0	CDATA<58>	AT30	1/0	NxAD<19>
AC3	110	CDATA<29>	AK14	0	COEA.	AN23	1/0	NxAD<34>	AT32	1/0	NxAD<17>
AC5	1/0	CDATA<29>	AK14	1 -	NC	AN25	1/0	NxAD<10>	AT34	1/0	NxAD<48>
AC7	1/0	NxAD<21>	AK18	1/0	CDATA<51>	AN27	1/0	NxAD<3>	AT36	1/0	NxAD<5>
AC31	1/0	NxAD<21>	AK20	1/0	CDATA<56>	AN29	1/0	NxAD<8>	AU1	1 "	ANALYZEIN
AC33 AC35	1 1/0	VSS VSS	AK20	- 170	NC NC	AN31	1/0	NxAD<50>	AU3	6	CME<4>
	1/0	NxAD<61>	AK24	-	PTEST	AN33	1/0	NxAD<16>	AU5	1/0	CDATA<35>
AC37 AD2	1/0	CDATA<30>	AK26	 	NC NC	AN35	110	VSS	AU7	1/0	CDATA<33>
AD2	170	VCC4	AK28	1/0	NxAD<38>	AN37	0	XBOE.	AU9	1/0	CDATA<44>
AD4	1/0	CDATA<31>	AK30	170	GALE	AP2	10	CADDR<17>	AU11	1/0	CDATA<46>
AD8	0	CADDR<3>	AK30	1/0	NxAD<46>	AP4	1	VCC4	AU13	1"-	NC
AD30	1/0	NxAD<22>	AK34	110	VCC4	AP6	 	VCC4	AU15	1/0	CDATA<40>
AD30	1/0	NxAD<60>	AK36	1/0	NxAD<14>	AP8	+	VCC4	AU17	1/0	CDATA<55>
AD32 AD34	170	VCC4	AL1	10	CADDR<9>	AP10	+	7CC4	AU19	1 "-	NC
AD34 AD36	1/0	NxAD<28>	AL3	1 1	VSS	AP12	+	VCC4	AU21	1 1/0	CDATA<57>
	- 1/0	NC NXAD<265	AL5	10	CBANK<0>	AP14	$+\dot{+}$	VCC4	AU23	1/0	NxAD<1>
AE1 AE3	+	7/55	AL7	+ + -	TPH2	AP16	1 +	VCC4	AU25	1/0	NxAD<11>
AE5	1/0	CDATA<27>	AL7	++	SLOTID<2>	AP18	+ :	/CC4	AU27	11/0	1 NxAD<40>
AE7	10	CADDR<4>	AL11	10	ANALYZEOUT	AP20	l i	7CC4	AU29	1/0	NxAD<9>
AE31	1/0	NxAD<27>	AL13	1.0	CDATA<39>	AP22	+	1/CC4	AU31	1/0	!IxAD<51>
AE33	1/0	NxAD<27>	AL15	10	CME<6>.	AP24	+	VCC4	AU33	11/0	NxAD<49>
AE35	110	VSS	AL17	10	CWE<7>	AP26	+ +	VCC4	AU35	1/0	11xAD<39>
AE35	1/0	NxAD<55>	AL17	11/0	CDATA<60>	AP28	+ +	VCC4	AU37	1/0	NxAD<6>
		CDATA<26>	AL13	1/0	CDATA<59>	AP30	++	7CC4	1	1	<u> </u>
AF2	1/0	I CDATA<20>	L ALZI	:/U	CDATACOS	LAPSO	1 1	1 7004	ı		

Figure 5 Nx586 Pin List, By JEDEC Pin Number (continued)

12




Figure 6 Nx586 PGA Pinout Diagram (Top View)




Figure 7 Nx586 PGA Pinout Diagram (Bottom View)




Figure 8 Nx586 JEDEC Pinout Diagram (Top View)




Figure 9 Nx586 JEDEC Pinout Diagram (Bottom View)

Nx586 NexBus/NexBus⁵ Signals

NexBus/NexBus⁵ Arbitration

	I	
NREQ*	0	NexBus Request—Asserted by the processor to the NexBus ⁵ arbiter to secure control of the system bus. The Nx586 will drive NREQ* active on the rising edge of NxCLK. The bus is granted when the arbiter asserts GNT*. The "grant" becomes effective only when the Nx586 asserts ALE* or LOCK*. This signal remains active until one NxCLK period after GALE is received from the NexBus arbiter. During speculative reads, the Nx586 may deactivate NREQ* before GNT* is received if the transfer is no longer needed.
		If the processor does not know which bus its intended resource is on, it asserts NREQ*. If a GTAL is subsequently returned, the processor assumes the resources are on another system bus and it retries the transfer by asserting AREQ*.
		The processor at anytime may perform speculative cycles that prematurely terminate. This is done by asserting NREQ* and then subsequently removing NREQ* before GNT* is asserted.
AREQ*	0	Alternate-Bus Request—Asserted by the processor to the NexBus arbiter to secure control of the system bus and any other buses (called <i>alternate buses</i>) supported by the system. This signal remains active until GNT* is received from the NexBus ⁵ Arbiter; unlike NREQ*, the processor does not make speculative requests with AREQ*. The arbiter does not issue GNT* until the other system buses are available. AREQ* is driven on the rising edge of NxCLK.
GNT*	I	Grant NexBus—Asserted by the NexBus ⁵ arbiter to indicate that the processor has been granted control of the system bus. GNT* is asserted on the rising edge of NxCLK and is held active until a valid ALE*. GNT* can be active for a minimum of two NxCLKs if ALE* is driven immediately after GNT* is received.

PRELIMINARY Nx586[™] Processor 17

LOCK*	O	Bus Lock—Asserted by the processor to the NexBus ⁵ arbiter when multiple bus operations should be performed sequentially and uninterruptedly. This signal is used by the NexBus ⁵ arbiter to determine the end of a bus sequence. Cache-block fills are not locked; they are implicitly treated as atomic reads. Some NexBus arbiters may allow masters on system buses other than NexBus ⁵ (i.e., on an alternate bus) to intervene in a locked NexBus ⁵ transaction. To avoid this, the processor must assert AREQ*. LOCK* is typically software configured to be asserted for read-modify-writes and explicitly locked instructions.
SLOTID<3:0>	I	NexBus Slot ID—These bits identify NexBus ⁵ backplane slots. SLOTID 1111 (0Fh) is reserved for the system's primary processor. Normally, only the primary processor receives PC-compatible signals such as RESET*, RESETCPU*, INTR*, NMI*, and GATEA20, and this processor is responsible for initializing any secondary processors. SLOTID 0000 is reserved for the systems logic that interfaces the NexBus ⁵ to other system buses (called the alternate-bus interface). This signal is asynchronous to the NexBus clock.

NexBus/NexBus⁵ Cycle Control

ALE*	0	Address Latch Enable—Asserted by the processor to backplane logic or to the systems logic interface between the NexBus ⁵ and other system buses (called the <i>alternate-bus interface</i>) when the processor is driving valid addresses and status information on the NxAD<63:0> bus. ALE* is driven active on the rising edge of NxCLK after GNT* is received for one NxCLK. All ALE* signals are NANDed on the bus backplane or systems logic to generate GALE.
GALE	I	Group Address Latch Enable—Asserted by a backplane NAND of all ALE* signals, to indicate that the NexBus ⁵ address and status can be latched. GALE should be monitored by all devices on NexBus ⁵ to latch the address placed on the bus by the master.
GTAL	I	Group Try Again Later—Asserted by the systems logic interface between NexBus ⁵ and other system buses (called the <i>alternate-bus interface</i>) to indicate that the attempted bus-crossing operation cannot be completed, because the systems logic bus interface is busy or cannot access the other system buses. In response, the processor aborts its current operation and attempts to re-try it by asserting AREQ*, thereby assuring that the processor will not receive a GNT* until the desired system bus is available.
		A bus-crossing operation can happen without the systems logic bus interface asserting GTAL and without the processor asserting AREQ*, if the other system bus and its systems logic interface are both available when the processor asserts NREQ*. The GTAL and AREQ* protocol is only used when NREQ* is asserted while either the other system bus or its systems logic interface is unavailable. The protocol prevents deadlocks and prevents the processor from staying on NexBus ⁵ until the other system bus becomes available.
		Unlike other group signals, which are the NAND of a set of active-low signals generated by each participating device in the group, GTAL does not have such a corresponding active-low signal.
XACK*	0	Transfer Acknowledge—This signal is driven active by the processor during a NexBus ⁵ snoop cycle (Alternate Bus Master cycle), when the processor determines that it has data from the snooped address.

GXACK	I	Group Transfer Acknowledge—Asserted by a backplane NAND of all XACK* signals, to indicate that a NexBus ⁵ device is prepared to respond as a slave to the processor's current operation. The systems logic interface between the NexBus ⁵ and other system buses (called the <i>alternate-bus interface</i>) monitors the XACK* responses from all adapters.
		In general, since the systems logic interface to other system buses may take a variable number of cycles to respond to a GALE, the maximum time between assertion of GALE and the responding assertion of GXACK is not specified.
XHLD*	0	Transfer Hold—Asserted by the processor, as slave or master, to backplane logic or to the systems logic interface between NexBus ⁵ and other system buses (called the alternate-bus interface) in response to another NexBus ⁵ master's request for data, when the processor is unable to respond on the next clock after GXACK. In case the processor is the master, an active XHLD* indicates that the CPU is not ready to complete the transfer (This situtation may occur for speculative cycles). Slaves supply read data in the clock following the first clock during which GXACK is asserted and GXHLD (via XHLD* negated) is negated.
GXHLD	I	Group Transfer Hold—Asserted by a backplane NAND of all XHLD* signals, to indicate that a slave cannot respond to the processor's request. GXHLD causes wait states to be inserted into the current operation. Both the master and the slave must monitor GXHLD to synchronize data transfers. During a bus-crossing read by the processor, the simultaneous assertion of GXACK and negation of GXHLD indicates that valid data is available on the bus. During a bus-crossing write, the same signal states indicate that data has been accepted by the slave.

NexBus Cache Control

DCL*	O	Dirty Cache Line—During reads by another NexBus ⁵ master, this signal is asserted by the processor to indicate that the location being accessed is contained in the processor's L2 cache in a <i>modified</i> (dirty) state.
		The requesting master's cycle is then aborted so that the processor, as an intervenor, can preemptively gain control of the NexBus ⁵ and write back its modified data to main memory. While the data is being written to memory, the requesting master reads it off NexBus ⁵ . The assertion of DCL* is the only way in which atomic 32-byte cache-block fills by another NexBus ⁵ master can be preempted by the processor for the purpose of writing back dirty data.
		During writes by another NexBus ⁵ master, this signal is likewise asserted by the processor to indicate that it has a <i>modified</i> copy of the data. But in this case, the initiating master is allowed to finish its write to memory. The arbiter must then guarantee that the processor asserting DCL* gains access to the bus in the very next arbitration grant, so that the processor can write back all of its modified data <i>except</i> the bytes written by the initiating master. (In this case, the initiating master's data is more recent than the data cached by the processor asserting DCL*.)
GDCL	I	Group Dirty Cache Line—Asserted by a backplane NAND of all DCL* signals, to indicate that a NexBus ⁵ device has, in its cache, a <i>modified</i> copy of the data being accessed. During reads, when the processor is the bus master, the processor aborts its cycle so that the other caching device can write back its data; the processor reads the data on the fly. During writes, when the processor is the bus master, the processor finishes its write before the device asserting DCL* writes back all bytes <i>other than</i> those written by the processor.
GBLKNBL	Ţ	Group Block Enable—Asserted by a memory slave to enable block transfers, and to indicate that the addressed space may be cached. Paged devices (such as video adapters) and any other devices that cannot support burst transfers or whose data is non-cacheable should negate this signal.

OWNABL	I	Ownable—Asserted by the systems logic during accesses by the processor to locations that may be cached in the <i>exclusive</i> state. Negated during accesses that may only be cached in the <i>shared</i> state, such as bus-crossing accesses to an address space that cannot support the MESI cache-coherency protocol. All NexBus ⁵ addresses are assumed to be cacheable in the <i>exclusive</i> state. The OWNABL signal is provided in case the systems logic needs to restrict caching to certain locations. In single-processor systems, the OWNABL signal is typically tied high for write-back configurations to allow caching in the <i>exclusive</i> state on all reads.
SHARE*	0	Shared Data—The purpose of SHARE* is to let NexBus ⁵ caching devices (including caching devices on an alternate bus) indicate that the current read operation hit in a cache block that is present in another device's cache. It is asserted by the Nx586 during block reads by another NexBus ⁵ master to indicate to the other master that its read hit is in a block cached by the processor.
GSHARE	I	Group Shared Data—Asserted by a backplane NAND of all SHARE* signals, to indicate that the data being read must be cached in the <i>shared</i> state, if OWN* (NxAD<49>) is negated. However, if GSHARE and OWN* are both negated during the read, the data may be promoted to the <i>exclusive</i> state, since no other NexBus ⁵ device has declared via SHARE* that it has cached a copy. Instruction fetches are always <i>shared</i> .

PRELIMINARY

NexBus Transceivers

XBCKE*	0	NxAD Transceiver Bus Clock Enable—Asserted by the processor to clock registered transceivers and latch addresses/status and data from the AD<63:0> bus for subsequent driving onto the NxAD<63:0> bus. There is no comparable clock-enable for the NexBus ⁵ side of these transceivers; they are always enabled on the NexBus ⁵ side. Note, NxCLK is normally connected to the clocking pin for the AD<63:0> registers and an inverted NxCLK is connected to the clocking pin for the NxAD<63:0> registers.
XBOE*	0	Transceiver to AD Bus Output Enable—Asserted by the processor to enable the registered transceivers and drive addresses and data onto the AD<63:0> bus from the NxAD<63:0> bus. Note. NxCLK is normally connected to the clocking pin for the AD<63:0> registers and an inverted NxCLK is connected to the clocking pin for the NxAD<63:0> registers.
XNOE*	0.	Transceiver to NxAD Bus Output Enable—Asserted by the processor to enable registered transceivers and drive addresses and data onto the NxAD<63:0> bus from the AD<63:0> bus. Note, NxCLK is normally connected to the clocking pin for the AD<63:0> registers and an inverted NxCLK is connected to the clocking pin for the NxAD<63:0> registers.
XCVERE*	I	NexBus ⁵ Transceiver Enable—XCVERE* determines what type of bus is generated by the processor. When pulled high, the Nx586 will generate the NexBus processor bus which requires external transceivers to connect to the processor to the NexBus ⁵ system bus. If XCVERE* is tied low, the Nx586 generates NexBus ⁵ directly. This pin is sampled by the processor during reset active.

NexBus/NexBus⁵ Address and Data

lexBus/NexBus ² Address and Data .		
NxAD<63:0> AD<63:0>	I/O	NexBus or NexBus ⁵ Address and Status, or Data—This bus multiplexes address and status information during the "address and status phase" and with up to 64 bits of data during a subsequent "data phase". XCVERE* determines the local bus mode. The Nx586 generates NexBus (AD) for XCVERE* asserted and NexBus ⁵ for XCVERE* negated. The NexBus address and status is valid on the rising edge of XBCKE*.
		For either bus modes, the address and status is valid on NexBus ⁵ when GALE is asserted. At that time, address NxAD<63:32> and status NxAD<31:0> is latched. The data phase occurs on the cycle after GXACK is asserted and GXHLD is simultaneously negated.
		To avoid contention, the two phases are separated by a guaranteed dead cycle (a minimum of one clock) which occurs between the assertion of GALE and the assertion of GXACK.




Figure 10 NexBus/NexBus⁵ Address and Status Phase

NxAD<1:0> AD<1:0> address phase	I/O	Reserved—These bits must be driven high by the bus master.
NxAD<2> AD<2> address phase	I/O	ADDRESS<2> (Dword Address)—For I/O cycles, this bit selects between the four-byte doublewords (dwords) in an eight-byte quadword (qword). For memory cycles, the bit is driven but the information is not normally used.
NxAD<31:3> AD<31:3> address phase	I/O	ADDRESS<31:3> (Qword Address)—For memory cycles, these bits address an eight-byte quadword (qword) within the 4GB memory address space. For I/O cycles, NxAD<15:3> specifies a qword within the 64kB I/O address space and NxAD<31:16> are driven low by the processor. In either case, the addressed data may be further restricted by the BE<7:0>* bits on NxAD<39:32>. Memory cycles (but not I/O cycles) may be expanded to additional consecutive qwords by the BLKSIZ<1:0>* bits on NxAD<51:50>.
NxAD<39:32> AD<39:2> address phase	I/O	BE<7:0>* (Byte Enables)—Byte-enable bits for the data phase of the NxAD<63:0> bus. BE<0>* corresponds to the byte on NxAD<7:0>, and BE<7>* corresponds to the byte on NxAD<63:56>. The meaning of these bytes is shown in Figure 11 and 12.
		For I/O cycles, BE<3:0>* specify the bytes to be transferred on NxAD<31:0> and BE<7:4>* are driven high by the processor. For memory cycles, all eight bits are used to specify the bytes to be transferred on NxAD<63:0>.

Transfer Type	Meaning of BE<7:0>*
	BE<3:0>* specify the bytes to transfer on NxAD<31:0>. BE<7:4>* are driven high by the processor.

Figure 11 Byte-Enable Usage during I/O Transfers

Transfer Type		Meaning of BE<7:0>*
Memory	Single Qword Read or Write	BE<7:0>* specify the bytes to transfer on NxAD<63:0>.
	Four-Qword Block Write	BE<7:0>* specify the bytes to transfer on NxAD<63:0> for first qword only. For all other qwords, BE<3:0>* are implicit zeros. and all bytes are transferred.
	Four-Qword Block Read (Cache-Block Fill)	BE<7:0>* specify the bytes that are to be fetched immediately.

Figure 12 Byte-Enable Usage during Memory Transfers

NxAD<45:40> AD<45:40> address phase	I/O	MID<5:0> (Master ID)—These bits indicate to a slave, and to the system-logic interface between the NexBus and other system buses (called the <i>alternate-bus interface</i>) during buscrossing cycles, the identity of the NexBus master that initiated the cycle. The most-significant four bits are the device's SLOTID<3:0> bits. The least-significant two bits are the device's DEVICE<1:0> bits. MID 000000 is reserved for the systems logic.
---	-----	--

NxAD<46> AD<46> address phase	I/O	W/R* (Write or Read*)—This bit distinguishes between read and write operations on the NexBus. Bus cycle types are interpreted as shown in Figure 13.
NxAD<47> AD<47> address phase	I/O	D/C* (Data or Code*)—This bit distinguishes between data and code operations on the NexBus. Bus cycle types are interpreted as shown in Figure 13.
NxAD<48> AD<48> address phase	I/O	M/IO* (Memory or I/O*)—This bit distinguishes between memory and I/O operations on the NexBus. Bus cycle types are interpreted as shown in Figure 13.

NxAD<48> M/10*	NxAD<47> D/C*	NxAD<46> W/R*	Type of Bus Cycle
0	0.	0	Interrupt Acknowledge
()	0	1	Halt or Shutdown
0	1	0	I/O Data Read
()	1	1	I/O Data Write
1	0	0	Memory Code Read
1	0	1	(reserved)
1	1	0	Memory Data Read
1	1	1	Memory Data Write

Figure 13 , Bus-Cycle Types

NxAD<49> AD<49> address phase	I/O	Ownership Request—Asserted by a master when it intends to cache data in the <i>exclusive</i> state. This bit is asserted for write-backs and reads from the stack. If such an operation hits in the cache of another master, that master writes its data back (if copy is modified) and changes the state of its copy to <i>invalid</i> . If OWN* is negated during a read or write, another master may not assume that the copy is in <i>shared</i> state when not asserting SHARE* signal.
NxAD<50> AD<50> address phase	I/O	Reserved—This bit must be driven high.

PRELIMINARY Nx586[™] Processor 27

NxAD<51> AD<51> address phase	I/O	BLKSIZ* (Block Size)—For memory operations, this bit defines the number of transfers. It is low for four-qword transfers and high for single byte, word, dword or qword cycles. For I/O operations, this bit is also driven high by the processor.
		For single transfers and block (burst) writes, the bytes to be transferred in the first qword are specified by the byte-enable bits, BE<7:0>* on NxAD<39:32>. If the slave is incapable of transferring more than a single qword, it or the system-logic interface between the NexBus and other system buses (called the <i>alternate-bus interface</i>) may deny a request for subsequent qwords by negating the GXACK or GBLKNBL inputs to the processor after a single-qword transfer, or after returning all bytes specified by BE<7:0>* in the first qword.
NxAD<56:52> AD<56:52> address phase	I/O	Reserved—These bits must be driven high.
NxAD<57> AD<57> address phase	I/O	SNPNBL (Snoop Enable)—Asserted to indicate that the current operation affects memory that may be present in other caches. When this signal is negated, snooping devices need not look up the addressed data in their cache tags.
NxAD<58> AD<58> address phase	I/O	CACHBL (Cacheable)—Asserted by the bus master to indicate that it may cache a copy of the addressed data. The master typically decides what it will cache, based on software-configured address ranges. This bit supports higher-performance designs by letting the NexBus interface know what the master intends to do with the data, thereby allowing other devices to sometimes prevent unnecessary invalidation or write-backs.
NxAD<63:59> AD<63:59> address phase	I/O	Reserved—These bits must be driven high by the bus master.

Nx586 L2 Cache Signals

SRAMMODE	· I	L2 Cache SRAM mode Select—Selects the use of either synchronous or asynchronous SRAM for the L2 cache memory. This pin is sampled during reset active. When SRAMMODE is left unconnected (floating), the internal pull down resistor configures the Nx586 for asynchronous SRAMs. If SRAMMODE is pulled high, the Nx586 is configured for synchronous SRAMs. In synchronous mode, the CKMODE pin generates the SRAM clocks and COEB* generates global SRAM write enables after RESET. Also, CKMODE can be disabled by driving SCLKE low or inactive. SRAMMODE contains an internal pull down resistor.
COEA*	0	L2 Cache Output Enable A—Enables reading from second-level cache SRAMs to drive the CDATA<63:0> bus. COEA* should be connected to a maximum of four devices.
COEB*/WE*	0	L2 Cache Output Enable B—Enables reading from second-level cache SRAMs to drive the CDATA<63:0> bus. COEB* should be connected to a maximum of four devices. COEB* has the identical function as COEA* when SRAMMODE is low. Global Write Enable—When SRAMMODE is pulled high, COEB* is reconfigured as a global write enable for synchronous SRAMs.
CWE<7:0>*	0	L2 Cache Write Enable—Enables writing to the second-level cache SRAMs. The CWE<0>* bit enables writing the byte on CDATA<7:0>. The CWE<7>* bit enables writing the byte on CDATA<63:56>.
CBANK<1:0>	О	L2 Cache Bank—Selects one of four banks (sets) in the fourway set associative second-level cache. Each bank is either 64kB or 256kB. These signals should be connected to the two least-significant address bits of the SRAMs.
CADDR<17:3>	О	L2 Cache Address—The address of an eight-byte quantity in the second-level cache bank selected by CBANK<1:0>. Bits 17:16 are not used for a 256kB L2 cache: they are only used for a 1MB cache.
CDATA<63:0>	I/O	L2 Cache Data—Carries either one to eight bytes of second-level cache data, or the tags and state bits for one to four second-level cache banks (sets). Transfers on this bus occur at the peak rate of eight bytes every two processor clocks, but the transfers can begin on any processor clock.

Nx586 System Signals

Nx586 Clocks

	т т	
NxCLK	I	NexBus Clock—A TTL-level clock. All signals on NexBus/NexBus ⁵ transition on the rising edge of NxCLK, except the asynchronous signals, INTR*, NMI*, GATEA20, and SLOTID<3:0>. If the Nx586 is configured for internal PLL mode, the processor's internal phase-locked loop (PLL) synchronizes the internal processor clocks at twice the frequency of NxCLK.
		For external PLL mode, NxCLK is used to generate the skew correcting reference clock for the external PLL circuitry. The skewed version of NxCLK is produced at XREF.
РНЕ1	I	Clock Phase 1—PHE1 is used as the processor clocking source when the Nx586 is configured for external PLL mode. The deskewed clock (normally twice the frequency of XREF) generated by the external PLL circuitry is connected to PHE1. For normal clocking operation, this signal should be pulled low.
PHE2	I	Clock Phase 2—PHE2 determines the relationship between the internal non-overlapped clocks. When pulled low, narrow non-overlapped clocks are generated. Wide non-overlapped clocks are produced for PHE2 pulled high. For normal clocking operation, this signal should be pulled low.
SCLKE	I	Synchronous Clock Enable—While in synchronous SRAM mode (see SRAMMODE), SCLKE is used to determine the output of CKMODE. If SCLKE is asserted, CKMODE generates a clock equal to the processor's internal frequency (twice NxCLK). While inactive, CKMODE is driven low. For normal clocking operation, this signal should be pulled low.
CKMODE	I	Clock Mode—For normal clocking operation, this signal should be pulled low. When SRAMMODE is pulled high, the Nx586 is configured for synchronous SRAMs. In synchronous SRAM mode, the CKMODE pin generates the SRAM clocks and COEB* generates global L2 SRAM write enables after RESET is inactive.

XSEL	I	Clock Mode Select—XSEL is used to select which PLL mode is utilized by the processor, internal or external. Internal PPL mode is selected when XSEL is tied low. For XSEL pulled high, the external PLL mode is selected. For normal clocking operation, this signal should be tied low.
XPH1	0	Processor Clock Phase 1—For normal clocking operation, this signal must be left unconnected.
XPH2	0	Processor Clock Phase 2—For normal clocking operation, this signal must be left unconnected.
IREF	I	Clock Current Reference—This signal must be pulled up to V _{DDA} . Refer to NexGen for the optimal value.
XREF	0	Clock Output Reference—For normal clocking operation, this signal must be terminated with a value that matches the characteristic impedance of the circuit board (PCB). A Thevenin type of termination is recommended. In external PLL mode, XREF is the skewed version of NxCLK and is normally connected to the input of the external PLL circuitry's phase comparator.
VDDA	I	PLL Analog Power—This input provides power for the on chip PLL circuitry and should be isolated from V_{CC} by a ferrite bead and decoupled with a 0.1 μ F ceramic capacitor.

PRELIMINARY Nx586™ Processor 31

Nx586 Interrupts and Reset

NPIRQ*	О	Floating Point Unit Interrupt Request—Asserted by the Floating-Point unit to the interrupt controller's IRQ13 that services floating-point errors in an PC-AT.
INTR*	I	Maskable Interrupt—Level sensitive. This signal is asserted by an interrupt controller. The processor responds by stopping its current flow of instructions at the next instruction boundary, aborting earlier instructions that have been partially executed, and performing an interrupt acknowledge sequence, as described in the <i>Bus Operations</i> chapter. This signal is asynchronous to NxCLK.
NMI*	I	Non-Maskable Interrupt—Edge sensitive. Asserted by systems logic. The effect of this signal is similar to INTR*, except that NMI* cannot be masked by software, the interrupt acknowledge sequence is not performed, and the handler is always located by interrupt vector 2 in the interrupt descriptor table. This signal is asynchronous to the processor and to NxCLK.
RESET*	I	Global Reset (Power-Up Reset)—Asserted by systems logic. The processor responds by resetting its internal state machines and loading default values into its registers and reading the hardware configuration pins (i.e. SRAMMODE, CKMODE, XSEL, etc.). At power-up it must remain asserted for a minimum of 1 millisecond after VCC and NxCLK have reached their proper AC and DC specifications.
RESETCPU*	I	Reset CPU (Soft Reset)—Asserted by the systems logic to reset the processor without changing the state of memory or the processor's caches. This signal is normally routed only to the primary processor in SLOTID 0Fh.
GATEA20	I	Gate Address 20—When asserted by the system controller or keyboard controller, the processor drives bit 20 of the physical address at its current value. When negated, address bit 20 is cleared to zero, causing the address to wrap around into a 20-bit address space. GATEA20 is asynchronous to the NexBus clock.
		This method replicates the PC-AT processor's handling of address wraparound. All physical addresses are affected by the ANDing of GATEA20 with address bit 20, including cached addresses. This signal is asynchronous to the processor's internal clock and to NxCLK.

Nx586 Test and Reserved Signals

ANALYZEIN	I	Reserved—This signal must be pulled low for normal operation.
ANALYZEOUT	0,	Reserved—This signal must be left unconnected for normal operation.
NC	-	Reserved—These signals must be left unconnected.
GREF	0	Ground Reference—This signal must be left unconnected for normal operation.
HROM	I	Reserved—This signal must be pulled low.
P4REF	0	Power Reference—This signal must be left unconnected for normal operation.
POPHOLD	I	Reserved—This signal must be pulled low for normal operation.
PTEST	I	Processor TEST—This pin tri-states all outputs except for the following pins: XPH1, XPH2, and XREF. For normal operation, this input must be pulled low.
PULLHIGH	I/O	Reserved—These signals must be individually pulled high to VCC4 for normal operation.
PULLLOW	I/O	Reserved—These signals must be individually pulled low for normal operation.
SERIALIN	0	Serial In—The input of the scan-test chain. This signal must be left unconnected for normal operation.
SERIALOUT	О	Serial Out—The output of the scan-test chain. This signal must be left unconnected for normal operation.
TESTPWR*	I	Test Power—Powers-down CPU's static circuits during scan tests. This signal must be puiled high for normal operation.
ТРН1	I	Test Phase 1 Clock—For scan test support. This signal must be pulled low for normal operation.
ТРН2	I	Test Phase 2 Clock—For scan test support. This signal must be pulled low for normal operation.

Nx586 Alphabetical Signal Summary

•		
ALE*	0	Address Latch Enable
ANALYZEIN	I .	Analyze In
ANALYZEOUT	0	Analyze Out
AREQ*	0	Alternate-Bus Request
CADDR<17:3>	. 0	L2 Cache Address
CBANK<1:0>	0	L2 Cache Bank
CDATA<63:0>	I/O	L2 Cache Data
CKMODE	1 .	Clock Mode or L2 Synchronous Clock output
COEA*	0	L2 Cache Output Enable A
COEB*(WE*)	0	L2 Cache Output Enable B or Synchronous SRAM global write
CWE<7:0>*	0	L2 Cache Write Enable
DCL*	0	Dirty Cache Line
GALE	I	Group Address Latch Enable
GATEA20	I	Gate Address 20
GBLKNBL	I	Group Block (Burst) Enable
GDCL	I	Group Dirty Cache Line
GNT*	I	Grant NexBus ⁵
GREF	I	Ground Reference
GSHARE	I	Group Shared Data
GTAL	I	Group Try Again Later
GXACK	I	Group Transfer Acknowledge
GXHLD	1	Group Transfer Hold
HROM	1	Reserved
INTR*	I	Maskable Interrupt
IREF	1	Clock Input Reference
LOCK*	0	Bus Lock
NC		Reserved
NMI*	1	Non-Maskable Interrupt
NPIRQ*	0	Reserved
NREQ*	0	NexBus ⁵ Request
NxAD<63:0>	I/O	Bus Address/Status, or Bus Data
NxADINUSE	0	Reserved
NxCLK	Ι.	NexBus ⁵ Clock

OWNABL	I	Ownable
P4REF	0	Power Reference
PHE1	I	Clock Phase 1
PHE2	I	Clock Phase 2
POPHOLD	I	Reserved
PTEST	I	Reserved
PULLHIGH	I/O	Reserved
PULLLOW	I	Reserved
RESET*	I	Global Reset (Power-Up Reset)
RESETCPU*	I	Reset CPU (Soft Reset)
SCLKE	I	Synchronous SRAM Clock Enable (CKMODE)
SERIALIN	0	Serial In
SERIALOUT	0	Serial Out
SHARE*	0.	Shared Data
SLOTID<3:0>	I	NexBus Slot ID
SRAMMODE	I	L2 Cache SRAM Type Select
TESTPWR*	I.	Test Power
TPH1	I	Test Phase 1 Clock
TPH2	I	Test Phase 2 Clock
VDDA	I	PLL Analog Power
XACK*	0	Transfer Acknowledge
XBCKE*	0	NexBus-Transceiver Clock Enable
XBOE*	0	NexBus-Transceiver Output Enable
XHLD*	Ο.	Transfer Hold
XCVERE*	I	Internal NexBus Transceiver Enable
XNOE*	0	NexBus-Transceiver Output Enable
XPH1	0	Processor Clock Phase 1
XPH2	0	Processor Clock Phase 2
XREF	0	Clock Output Reference
XSEL	I	Clock Mode Select

PRELIMINARY Nx586[™] Processor 35

THIS PAGE INTENTIONALLY LEFT BLANK