APPENDIX D



Nx586[™] Processor Databook

PRELIMINARY December 6, 1994

NexGen, Incorporated 1623 Buckeye Drive Milpitas, CA 95035

Order # NxDOC-DB001-03-W

Copyright © 1993, 1994 by NexGen, Inc.

The goal of this databook is to enable our customers to make informed purchase decisions and to design systems around our described products. Every effort is made to provide accurate information in support of these goals. However, representations made by this databook are not intended to describe the internal logic and physical design. Wherever product internals are discussed, the information should be construed as conceptual in nature. No presumptions should be made about the internal design based on this document. Information about the internal design of NexGen products is provided via nondisclosure agreement ("NDA") on a need to know basis.

The material in this document is for information only and is subject to change without notice. NexGen reserves the right to make changes in the product specification and design without reservation and without notice to its users. THIS DOCUMENT DOES NOT CONSTITUTE A WARRANTY OF ANY KIND WITH RESPECT TO THE NEXGEN INC. PRODUCTS, AND NEXGEN INC. SHALL NOT BE LIABLE FOR ANY ERRORS THAT APPEAR IN THIS DOCUMENT.

All purchases of NexGen products shall be subject to NexGen's standard terms and conditions of sale. THE WARRANTIES AND REMEDIES EXPRESSLY SET FORTH IN SUCH TERMS AND CONDITIONS SHALL BE THE SOLE WARRANTIES AND THE BUYER'S SOLE AND EXCLUSIVE REMEDIES, AND NEXGEN INC. SPECIFICALLY DISCLAIMS ANY AND ALL OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING THE IMPLIED WARRANTIES OF FITNESS FOR A PARTICULAR PURPOSE, AGAINST INFRINGEMENT AND OF MERCHANTABILITY. No person is authorized to make any other warranty or representation concerning the performance of the NexGen products. In particular, NexGen's products are not specifically designed, manufactured or intended for sale as components for the planning, design, construction, maintenance, operation or use of any nuclear facility or other ultra-hazardous activity, and neither NexGen nor its suppliers shall have any liability with respect to such use.

Trademark Acknowledgments

NexGen, Nx586, RISC86, NexBus, NxPCI, NxMC and NxVL are trademarks of NexGen, Inc.

IBM, PC AT, and PS/2 are registered trademarks of International Business Machines, Inc. Tri-state is a registered trademark of National Semiconductor Corporation. VESA and VL-Bus are a trademark of Video Electronics Standards Association.

Restricted Rights and Limitations

Use, duplication, or disclosure by the Government is subject to restrictions set forth in subparagraph (c)(1)(ii) of the Rights in technical Data and Computer Software clause at 252.277-7013.

Contents

Preface	v
Notation	v
Related Publications	vii
The Nx586 ProcessorFeatures	1
Nx586 Processor with Floating-Point Execution Unit Feature	es2
Nx586 Signals	4
Nx586 Pinouts by Signal Names	6
Nx586 Pinouts by PGA Pin Numbers	9
Nx586 Pinouts by JEDEC Pin Numbers	
Nx586 NexBus/NexBus5 Signals	
NexBus/NexBus5 Arbitration	
NexBus/NexBus5 Cycle Control	19
NexBus Cache Control	21
NexBus Transceivers	23
NexBus/NexBus5 Address and Data	24
Nx586 L2 Cache Signals	29
Nx586 System Signals	30
Nx586 Clocks	30
Nx586 Interrupts and Reset	
Nx586 Test and Reserved Signals	
Nx586 Alphabetical Signal Summary	34
Hardware Architecture	41
Bus Structure	41
Processor Bus	42
L2 Cache Bus	45
Internal 64-bit Execution Unit Bus	
Operating Frequencies	46
Internal Architecture	47

Storage Hierarchy	48
Transaction Ordering	51
Cache and Memory Subsystem	
Characteristics	52
Level-2 Cache Power-on RESET Configurations	53
Cache Coherency	54
State Transitions	55
Invalid State	57
Shared State	58
Exclusive State	58
Modified State	59
Interrupts	59
Clock Generation	60
Bus Operations	61
Level-2 Asynchronous SRAM Accesses	
Level-2 Synchronous SRAM Accesses	
NexBus and NexBus ⁵ Arbitration and Address Phase	
NexBus Basic Operations	
NexBus ⁵ Single-Qword Memory Operations	
NexBus ⁵ Cache Line Memory Operations	
NexBus ⁵ I/O Operations	
NexBus ⁵ Interrupt-Acknowledge Sequence	
NexBus ⁵ Halt and Shutdown Operations	
Obtaining Exclusive Use Of Cache Blocks	
NexBus ⁵ Intervenor Operations	
Modified Cache-Block Hit During Single-Qword Operations	
Modified Cache-Block Hit During Four-Qword (Block) Operations	
Electrical Data	77
Mechanical Data	79
Glossary	83
Index	89

Figures

Figure 1	Nx586 Functional Block Diagram	3
Figure 2	Nx586 Signal Organization	5
Figure 3	Nx586 Pin List. By Signal Name	6
Figure 4	Nx586 Pin List. By PGA Pin Name	9
Figure 5	Nx586 Pin List. By JEDEC Pin Name	11
Figure 6	Nx586 PGA Pinout Diagram (Top View)	13
Figure 7	Nx586 PGA Pinout Diagram (Bottom View)	
Figure 8	Nx586 JEDEC Pinout Diagram (Top View)	15
Figure 9	Nx586 JEDEC Pinout Diagram (Bottom View)	16
Figure 10	NexBus/NexBus5 Address and Status Phase	24
Figure 11	Byte-Enable Usage during I/O Transfers.	26
Figure 12	Byte-Enable Usage during Memory Transfers.	26
-	Bus-Cycle Types	
Figure 14	Nx586 Bus Structure Diagram	41
	Nx586 Basic System Diagram	
	Nx586 with Systems Logic containing NexBus Transceivers	
	Example System with the Nx586 and NexBus5	
Figure 18	System Clocking Relationships	46
Figure 19	Nx586 Internal Architecture	47
	Storage Hierarchy (Reads)	
	Storage Hierarchy (Writes)	
Figure 22	Cache Characteristics	52
_	L2 Cache SRAM Interface Modes	
Figure 24	Basic Caene-State Transitions.	55
	Cache State Controls	
Figure 26	Bus Snooping.	57
	Clocking Modes	
	Lever-2 Asynchronous Cache Read and Write	
	Levei-2 to Level-1 Asynchronous Cache Line Fill	
Figure 30	Lever-2 Synchronous Cache Read and Write	63
~	Fastest NexBus Single-Qword Read.	
	Fastest NexBus Single-Qword Write	
Figure 33	Fastest NexBus5 Single-Qword Read	67

Figure 34	Fast NexBus ⁵ Single-Qword Read with a delayed GXACK	67
Figure 37	Fastest NexBus ⁵ Single-Qword Write	70
Figure 38	NexBus ⁵ Single-Qword Write With Wait States	70
	Interrupt Acknowledge Cycle	
	Halt and Shutdown Encoding	
	NexBus5 Single-Qword Read Hits Modified Cache Block	
	Nx586 Package Diagram (top)	
	Nx586 Package Diagram (side)	
	Nx586 Package Diagram (bottom)	

Preface

This databook covers the Nx586TM processor (called *the processor*). The databook is written for system designers considering the use of these devices in their designs. We assume an experienced audience, familiar not only with system design conventions but also with the x86 architecture. The *Glossary* at the end of the book defines NexGen's terminology, and the *Index* gives quick access to the subject matter.

NexGen's Applications Engineering Department welcomes your questions and will be glad to provide assistance. In particular, they can recommend system parts that have been tested and proven to work with NexGenTM products.

Notation

The following notation and conventions are used in this book:

Devices and Bus Names

- Processor or CPU—The Nx586 processor described in this book.
- NxVLTM Systems Logic—The NxVL system controller described in the NxVL System Controller Databook.
- NxPCITM Systems Logic—The NxPCI system controller described in the NxPCI System Controller Databook.
- NxMCTM Memory Logic—The NxMC memory controller described in the *NxMC Memory Controller Databook*.
- NexBus⁵ System Bus—The NexGen system bus, including its multiplexed address/status and data bus (NxAD<63:0>) and related control signals.
- NexBus Processor Bus—The Nx586 processor bus, including its multiplexed address/status and data bus (AD<63:0>) and related control signals.

Signals and Timing Diagrams

Active-Low Signals—Signal names that are followed by an asterisk, such as ALE*, indicate
active-low signals. They are said to be "asserted" or "active" in their low-voltage state and
"negated" or "inactive" in their high-voltage state.

- Active-High Signals—Signal names, such as GALE, that indicate active-high signals. They are said to be "asserted" or "active" in their high-voltage state and "negated" or "inactive" in their low-voltage state.
- Bus Signals—In signal names, the notation $\langle n:m \rangle$ represents bits n through m of a bus.
- Reserved Bits and Signals—Signals or bus bits marked "reserved" must be driven inactive or left unconnected, as indicated in the signal descriptions. These bits and signals are reserved by NexGen for future implementations. When software reads registers with reserved bits, the reserved bits must be masked. When software writes such registers, it must first read the register and change only the non-reserved bits before writing back to the register.
- Source—In timing diagrams, the left-hand column indicates the "Source" of each signal. This is the chip or logic that outputs the signal. When signals are driven by multiple sources, all sources are shown, in the order in which they drive the signal. In some cases, signals take on different names as outputs are logically ORed in group-signal logic.
- Tri-state®—In timing diagrams, signal ranges that are high impedance are shown as a straight horizontal line half-way between the high and low level.
- Invalid and Don't Care—In timing diagrams, signal ranges that are invalid or don't care are filled with a screen pattern.

Data

- Quantities—A word is two bytes (16 bits), a dword or doubleword is four bytes (32 bits), and a qword or quadword is eight bytes (64 bits).
- Addressing—Memory is addressed as a series of bytes on eight-byte (64-bit) boundaries, in which each byte can be separately enabled.
- Abbreviations—The following notation is used for bits and bytes:

```
Bits b as in "64b/qword"

Bytes B as in "32B/block"

kilo k as in "4kB/page"

Mega M as in "1Mb/sec"

Giga G as in "4GB of memory space"
```

- Little Endian Convention—The byte with the address xx...xx00 is in the least-significant byte position (little end). In byte diagrams, bit positions are numbered from right to left: the little end is on the right and the big end is on the left. Data structure diagrams in memory show small addresses at the bottom and high addresses at the top. When data items are "aligned," bit notation on a 64-bit data bus maps directly to bit notation in 64-bit-wide memory. Because byte addresses increase from right to left, strings appear in reverse order when illustrated according to the little-endian convention.
- Bit Ranges—In a range of bits, the highest and lowest bit numbers are separated by a colon, as in <63:0>.
- Bit Values—Bits can either be set to 1 or cleared to 0.

Nx586[™] Processor PRELIMINARY

• Hexadecimal and Binary Numbers—Unless the context makes interpretation clear, hexadecimal numbers are followed by an h, binary numbers are followed by a b, and decimal numbers are followed by a d.

Related Publications

The following books treat various aspects of computer architecture, hardware design, and programming that may be useful for your understanding of NexGen products:

NexGen Products

- NxVL System Controller Databook, NexGen, Milpitas, CA, Tel: (408) 435-0202.
- NxPCI System Controller Databook, NexGen, Milpitas, CA, Tel: (408) 435-0202.
- NxMC Memory Controller Databook, NexGen, Milpitas, CA, Tel: (408) 435-0202.

Bus Standards

- VESA VL-Bus Version 2.0, Video Electronics Standards Association, San Jose CA 1993.
- PCI Local Bus Specification Revision 2.0, Peripheral Component Interconnect Special Interest Group, Hillsboro, Oregon, 1993.

x86 Architecture

- John Crawford and Patrick Gelsinger, Programming the 80386, Sybex, San Francisco, 1987.
- Rakesh Agarwal, 80x86 Architecture & Programming, Volumes I and II, Prentice-Hall, Englewood Cliffs, NJ, 1991.

General References

John L. Hennessy and David A. Patterson, *Computer Architecture*, Morgan Kaufmann Publishers, San Mateo. CA, 1990.